Instruction pipelining - PDFSEARCH.IO - Document Search Engine

Instruction pipelining
Results: 38

#	Item
31	MIPS Assembly Language Guide MIPS is an example of a Reduced Instruction Set Computer (RISC) which was designed for easy instruction pipelining. MIPS has a “Load/Store” architecture since all instructions (other than Add to Reading List Source URL: www.cs.uni.edu Language: English - Date: 2008-03-04 08:20:27 Instruction set architectures MIPS architecture Calling convention SPIM Processor register 64-bit Subroutine Computer architecture Computing Computer programming
32	Exploiting Vector Parallelism in Software Pipelined Loops Samuel Larsen, Rodric Rabbah and Saman Amarasinghe MIT Computer Science and Artificial Intelligence Laboratory {slarsen,rabbah,saman}@mit.edu Abstract Add to Reading List Source URL: groups.csail.mit.edu Language: English - Date: 2009-01-29 13:06:12 Computer programming Vectorization Loop optimization Instruction scheduling Software pipelining AltiVec SIMD Central processing unit Loop dependence analysis Computing Compiler optimizations Software engineering
33	INTRODUCTION These notes, used in a two-part four-hour short course, introduce the reader (mostly the scientific programmer) to some of the main scalar optimization concepts and techniques associated with modern supersca Add to Reading List Source URL: sc.tamu.edu Language: English - Date: 2006-07-28 17:21:05 Central processing unit R10000 CPU cache Superscalar Software pipelining Instruction set R8000 MIPS architecture Computer hardware Computer architecture Computing
34	--06 April 20, 2000 Cheap Out-of-Order Execution using Delayed Issue J.P. Grossman Add to Reading List Source URL: www.ai.mit.edu Language: English - Date: 2001-05-16 17:41:22 Parallel computing Central processing unit Classes of computers Register renaming Superscalar Very long instruction word Software pipelining Tomasulo algorithm Instruction set Computer architecture Computing Computer engineering
35	Compiler and Architectural Techniques for Improving the Effectiveness of VLIW Compilation J.P. Grossman Abstract Effective VLIW compilation requires optimizing across basic block boundaries. In this mildly opinionated pa Add to Reading List Source URL: www.ai.mit.edu Language: English - Date: 2000-04-28 16:10:10 Parallel computing Computer engineering Compiler construction Very long instruction word Trace scheduling Software pipelining Branch predication Superscalar Instruction-level parallelism Computing Computer architecture Compiler optimizations
36	Software Pipelining for (i=1, i<100, i++) { An alternative method of reorganizing loops Add to Reading List Source URL: homepage.cs.uiowa.edu Language: English - Date: 2006-03-28 11:52:24 Central processing unit Classes of computers Register renaming Software pipelining CPU cache Branch predictor Microarchitecture Reduced instruction set computing Pentium Pro Computer architecture Computer hardware Computer engineering
37	C:uments and SettingserDocuments Chips PDF Presentationsuesday_Conferencern.pdf Add to Reading List Source URL: www.hotchips.org Language: English - Date: 2013-07-27 23:43:35 Tensilica Digital signal processing Classes of computers Very long instruction word Instruction-level parallelism SIMD Software pipelining Vectorization Computing Parallel computing Compiler optimizations
38	PDF Document Add to Reading List Source URL: www.siliconintelligence.com Language: English - Date: 2004-06-21 20:30:14 Central processing unit Compiler optimizations Parallel computing Addressing mode Computer architecture Software pipelining Very long instruction word For loop Infinite loop Computing Computer programming Software engineering

UPDATE